Abstract: An IR-UWB RF transceiver IC compliant with IEEE 802.15.6 WBAN is implemented in 0.18 µm CMOS technology. To achieve the low power and low complexity, the OOK receiver architecture using energy detection and the digitally synthesized transmitter are employed. For the rejection of the undesired interferers and DC offset, the RF active notch filter and the proposed DC offset reset switch are integrated and improve the sensitivity significantly. The measured sensitivity of the receiver is −87.5 dBm at 4 GHz with 1.579 Mbps. The power consumption of the receiver and transmitter are 57 mW and 0.4 nJ/bit respectively.
Introduction
Recently, the wireless body area network (WBAN) communication system had been finally defined known as IEEE 802.15.6 standard. There are several reports of WBAN RF transceiver chip for the various sensor applications [1, 2, 3, 4, 5] . The important features of WBAN RF transceiver include the coexistence with other devices, low power, and low cost. Among the WBAN communication systems, Impulse Radio Ultra-Wide band (IR-UWB) is a potential candidate for high data rate applications such as image data transfer. The IR-UWB transceiver allows the low complexity, low power consumption, low duty cycling operation, and the bit rate scalability. In this paper, 3-5 GHz IR-UWB On-Off Keying (OOK) RF transceiver for WBAN application is presented. The non-coherent energy detection receiver is employed for reducing power consumption and circuit complexity because the coherent receiver needs the local oscillator and increases many additional power-consuming blocks. However, due to the wideband characteristics of IR-UWB RF receiver, the various interferences near UWB band are also received together and hardly filtered out, which degrade the sensitivity seriously and even saturate the receiver. To the author's experience, the 2.4 GHz ISM band and WCDMA signals are most influential interferers. Recently, though the several papers describe the integrated RF notch filter and its performance [5, 6] , the system performance improvement such as the sensitivity including the interferer condition have not been scrutinized deeply in those literatures. Therefore, in this work, the tunable RF active notch filter to reject the undesired interferers below 2.4 GHz is integrated in the transceiver and the sensitivity improvement is illustrated comparing with the performance without the RF active notch filter.
At the base band analog circuit, there exist the inherent DC offset voltage and residual ringing noise following main envelope signal. They act as a kind of noise and even saturate the subsequent analog circuits. Moreover, since the energy detection receiver employs a self-mixing multiplier, such noises occur more seriously and degrade the receiver performance. The conventional DC offset cancellation circuit using low pass filter feedback needs many circuit blocks and current consumption [7, 8, 9] , and is not suitable to impulse mode signal. Instead of the analog DC offset cancellation circuit, the DC offset reset switch and its control circuit are proposed to eliminate the noise perfectly without the care of circuit stability and bandwidth limitation. The digitally synthesized impulse generator is adopted and it can easily adjust the center frequency and the bandwidth with SPI control [10, 11] . The fabricated IR-UWB RF transceiver supports up to 12.636 Mbps, which is the maximum data rate in IEEE 802.15.6 based WBAN system. Fig. 1 illustrates the overall architecture of the designed IR-UWB transceiver. The receiver employs the non-coherent energy detection receiver for low power and low complexity because the coherent receiver needs the local oscillator and increases many additional blocks and power consumption. The receiver contains the S2D (single to differential) LNA with succeeding two LNAs, RF active notch filter, multiplier, the VGA stages, integrator, and final interface circuits. The UWB transmitter is the digitally synthesized impulse generator containing the unit time delayed pulse generator, pulse combiner, and the final driver amplifier.
Receiver RF front end circuit design
The LNA stage adopts the well-known single to differential noise canceling topology combining the common source and common gate amplifiers. The 2nd RF amplifier stage is the common source amplifier with the resistive shunt feedback for the wideband matching. Fig. 2 shows the 2nd stage LNA with tunable RF active notch filter. When a strong interferer exists, sensitivity is detrimentally degraded because the RF front end circuits become saturated and the undesirable large DC offset arises at the envelope detector output. Therefore, to alleviate the interferers especially below 2.4 GHz, the RF active notch filter is integrated in the RF front end. The resonance frequency of LC resonator in the notch filter is tunable with the switched capacitor bank array. The cross coupled pair provides the negative resistance to cancel the equivalent resistance of LC resonator. The desired notch frequency and Q-enhancement can be obtained by the optimization of capacitor array and bias current of the cross coupled pair. The simulated interferer rejection is 17 dB at 2.4 GHz. The simulated results of 3-stage RF front end with the notch filter gives 38 dB gain and 3.5 dB NF. As for the multiplier, the UWB envelope detector employs the self-mixing Gilbert cell mixer and the output load is an active load connected parallel with the RC low pass filter. Because the envelope detector determines the minimum detectable impulse magnitude, the receiver sensitivity mainly depends on the multiplier performance. The simulated minimum detection level is about −40 dBm referred at the envelope detector input. 2.2 Receiver base band analog circuit design To be strong against the common mode noise, all of the base band analog circuits are fully differential. Fig. 3 illustrates how the proposed base band analog blocks are composed and the troublesome DC offset and residual ringing noises are dramatically removed. First, 2-stages analog VGA employs the differential cascode topology and provides the sufficient and variable gain for the receiver dynamic range. The variable gain range is about 45 dB. The next stage is a simple active RC integrator with the single stage OTA to achieve the high gain-bandwidth product. The integrator mitigates the abrupt and random noise signal. The comparator as the final stage consists of the differential amplifier (or limiter) and the digital pulsewidth control block. The envelope signal is connected to the positive input and compared with the digitally tunable reference voltage biased at the negative input. Because the comparator gain is very high, a short digital pulse arises when the amplitude of the received envelope signal is higher than the threshold voltage. To support the suitable interface to the digital FPGA board, the duration time of digital data can also be tuned up to 20 ns. About DC offset and residual ringing noise, they are amplified by VGA stage and may saturate the overall base band circuits. In general, the DC offset arises due to many reasons such as device mismatch and interferers. Contrary to the continuous wave (CW) signal receiver, the instantaneous envelope signal with the high data rate brings about the residual ringing and DC offset voltage seriously, which stays for a long time. The DC offset cancellation circuit using low pass filter feedback is widely used, but it increases the circuit complexity, and power consumption, and moreover, is not adequate to remove the repetitively occurred DC offset and ringing noises. In this work, a simple and very efficient DC offset eliminator is proposed using the DC offset reset switch and control timing circuit as shown in Fig. 3 . Each block has the DC block capacitor and the reset switch connected between the differential input gate nodes. Whenever the Rx data at the comparator output is detected, the delayed control pulse from the limiter output is generated for the reset switch control through the delay cell. When the control pulse is applied to the reset switch after some delay time, the differential input gate nodes are shorted during a few nsec. Therefore, the residual ringing noise and differential DC offset are removed and the DC bias is restored, which in turns gives no saturation and no detection error. Fig. 4 illustrates the block diagram of fully digitally synthesized impulse generator. The pulse generator is mainly composed of the unit pulse generator, the weighted pulse combiner, and the output buffer. The unit pulse generator is composed of the unit time delay inverters and differentiator base EXOR gate. The delay inverter is a current starved type inverter. The unit time delay cell determines the UWB center frequency, which is 1=2, and is τ can be trimmed by controlling the inverter current. And the number of the combined unit pulses determines the UWB pulse duration, in other words, the signal bandwidth. The number of the combined pulses is also tunable, which enable us to tune the bandwidth as well as the carrier frequency. The maximum allowable pulse repetition frequency (PRF) is over 16 MHz, which sufficiently supports the required 12.636 Mbps data rate in WBAN UWB systems.
Digitally synthesized UWB transmitter circuit design

Measurement results
The IR-UWB RF transceiver is implemented on 0.18 µm CMOS technology and measured. The on-off keying (OOK) modulated signal is used for the transmitter input. Fig. 5 shows the measured output power spectrums of the UWB transmitter for each three band compliant with FCC mask in 3∼5 GHz band at 1.579 Mbps data rate. The carrier frequency is changed from 3.5 to 4.5 GHz by tuning the unit delay cell current. For all channels they meet the FCC spectrum mask and average power density requirement of −41.3 dBm/MHz. The emitted power of transmitter at 4 GHz is −45.2 dBm/MHz as shown in Fig. 5 and meets the EIRP requirement. The bandwidth is also trimmable from 500 MHz to 1 GHz. The measured Tx energy efficiency per pulse with duty cycling is 0.4 nJ/bit. The maximum allowable pulse repetition frequency (PRF) is over 16 MHz, which sufficiently supports the required 12.636 Mbps data rate in WBAN UWB systems. The measured Gain and NF of the RF front end are 35 dB and 3.9 dB at 4 GHz respectively. The RF active notch filter frequency can be trimmed from 2.1 to 2.6 GHz and the rejection at 2.4 GHz is about 21 dB. The receiver sensitivity is measured with the RF notch filter on/off state while a 2.4 GHz CW interferer enters together with the desired UWB signal. The 2.4 GHz interferer is chosen because the 2.4 GHz WiFi noise is mostly influential in the actual environments and hard to be filtered out even with the external filter.
With the aid of the connecting to the digital part, the sensitivity is measured to meet the required BER of 10 À3 . To measure the sensitivity, the UWB pulse signal from the transmitter mounted on the other board is going through the attenuator and injected to the input of the receiver. Fig. 6 shows how the sensitivity is improved with the aid of RF active notch filter when −30 dBm CW interferer at 2.4 GHz enters together. The measured sensitivity ranges from À85:9$À87:5 dBm at 1.579 Mbps and À76:2$À78:0 dBm at 12.636 Mbps for three bands. The measured receiver sensitivity satisfies IEEE 802.15.6 WBAN sensitivity requirement. When the interferer exists together and the RF active notch filter is 'off', the sensitivity is degraded about 22 dB. On the other hand, when the RF active notch is filter is 'on', the sensitivity improvement more than 17 dB and 19 dB at each data rate for all bands is achieved compared with the case of RF active notch filter 'off'. With the aid of the differential DC offset reset switch, the undesired residual DC offset is removed and the receiver sensitivity is improved more than 8 dB compared with the case of the reset switch disabled.
The power consumption of the RF receiver is 57 mW. Table I gives the summary of the measured performance and a comparison with the previously published papers. Fig. 7 shows the photograph of the fabricated IR-UWB RF transceiver chip. The IR-UWB RF transceiver is implemented on 0.18 µm CMOS technology and chip size is 5 Â 1:5 mm 2 .
Conclusion
In this paper, an IR-UWB transceiver compliant with IEEE 802.15.6 WBAN standard is implemented in 0.18 µm CMOS technology. The transceiver IC supports up to 12.636 Mbps data rate and OOK modulation. The digitally synthesized transmitter provides the variable center frequency in the range of 3∼5 GHz and the tunable bandwidth. The energy efficiency of transmitter with duty cycling is 0.4 nJ/bit. The receiver employs non-coherent energy detection structure for low power consumption and complexity. The receiver power consumption is 57 mW. To be robust to the interferers in other bands, RF active notch filter is integrated in the RF front end. Also, the proposed DC offset reset switch is designed with low complexity, and improves the receiver sensitivity and dynamic range. The measured receiver sensitivity is −87.5 dBm at 4 GHz and 1.579 Mbps data rate and the sensitivity improvement is more than 17 dB with the RF active notch filter.
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